Home
About the event
Registration
Programme
Organisers
Sponsorship
Venue and accommodation
 
 
Sponsor
Synplicity
Synopsys logo
Exhibitors
Actel logo
Intersil logo
Plextek logo
The MathWorks (logo)
Lattice logo
MSC logo
Supporter
National Microelectronics Institute logo
Media partner
Engineering & Technology magazine logo
 
    Day 2  

 



Thursday, 9 October 2008


09:00 Registration
   
09:30 Chairman’s welcome
   
09:35 Keynote address
Challenges of programming multi-core microprocessors
Satnam Singh, Microsoft
   
10:15 Exploring the challenges of cross domain high level design
Doug Amos, Director of European Marketing, Synplicity
   
10:55 Refreshments
   
11:25 How to achieve increased designer productivity and reliable product Quality
Alex Grove, European Product Specialist, Mentor Graphics
   
12:05 Designing heterogeneous systems including programmable hardware, multicore processors, DSP, processors and more
Chris Turner, Business Development Manager – Semiconductor Industries, Cambridge Consultants
   
12:45 Lunch
   
13:45 Investigating design techniques for power-efficient motor control
Peter Trott, Senior FAE, Actel
   
14:25 Core assisted validation and debug for FPGA memory, processors and I/O
Guy McBride, Digital Applications Engineer, Agilent
   
15:05 Programmable hardware systems using model-based design
Dr Daniel Auger, Senior Consultant, The Mathworks
   
15:45 Closing remarks from the chairman with Q&A
   
16:00 Close of seminar
   
   
   
   
   

 

© 2008 The Institution of Engineering and Technology.
The Institution of Engineering and Technology is registered as a Charity in England & Wales (no 211014) and Scotland (no SC038698)